

UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/654,943	09/01/2000	Seung Kuk Ahn	8733-294-00	7898	
30827	7590 05/02/2006		EXAM	EXAMINER	
MCKENN.	A LONG & ALDRIDG	KOVALICK, VINCENT E			
1900 K STREET, NW WASHINGTON, DC 20006			ART UNIT	PAPER NUMBER	
			2629		
			DATE MAILED: 05/02/2006		

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)					
Office Astion Comments	09/654,943	AHN, SEUNG KUK					
Office Action Summary	Examiner	Art Unit					
<u></u>	Vincent E. Kovalick	2629					
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet with the	e correspondence address					
A SHORTENED STATUTORY PERIOD FOR REPL' WHICHEVER IS LONGER, FROM THE MAILING D. - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period of Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be will apply and will expire SIX (6) MONTHS for a cause the application to become ABANDO	ON. timely filed om the mailing date of this communication. NED (35 U.S.C. § 133).					
Status							
1) Responsive to communication(s) filed on 15 F	Responsive to communication(s) filed on 15 February 2006.						
	· · · · · · · · · · · · · · · · · · ·						
· <u> </u>	,—						
	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims							
	☑ Claim(s) <u>1-20</u> is/are pending in the application.						
	4a) Of the above claim(s) is/are withdrawn from consideration.						
	5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-20</u> is/are rejected.							
7) Claim(s) is/are objected to.							
8) Claim(s) are subject to restriction and/o	r election requirement.						
Application Papers							
9) The specification is objected to by the Examine	er.						
10)⊠ The drawing(s) filed on <u>01 September 2000</u> is/s		ected to by the Examiner					
Applicant may not request that any objection to the	•	•					
Replacement drawing sheet(s) including the correct		• •					
11) The oath or declaration is objected to by the Ex							
Priority under 35 U.S.C. § 119							
<u> </u>	ministrumed as 25 11 C.C. \$ 440.	(a) (d) as (5)					
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 							
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 4/5/06.	4) Interview Summa Paper No(s)/Mail 5) Notice of Informa 6) Other:						

Art Unit: 2629

DETAILED ACTION

Response after Non-Final Action

1. This Office Action is in response to Applicant's Response after Final Office Action dated February 15, 2006 in response to USPTO Office Action dated November 15, 2005.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1-3, 4-5, 11 and 15-16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hirakata (USP 6,496,172) taken with Hirakata et al. (USP 5,847,687).

Relative to claims 1, 5, 11 and 16, Hirakata ('172) **teaches** a liquid crystal display device, active matrix type liquid crystal display device, and method of driving the same (col. 5, lines 41-67; col. 6, lines 1-67 and col. 7, lines 1-16); Hirakata ('172) further **teaches** an apparatus and method for driving a liquid crystal panel having pixels arranged at each intersection between gate lines and data lines in a matrix type in an inversion system, comprising: first signal supplying means for setting at least one pixel block each of which includes at least two data lines within the liquid crystal panel to apply data signals having the same polarity to adjacent pixels in a gate line direction within the at least one pixel block (Fig. 17A).

Application/Control Number: 09/654,943

Art Unit: 2629

Hirakata ('172) does not teach a second signal supplying means for applying data signals to pixels outside the at least one pixel block, wherein the applied data signals have a polarity contrary to data signals applied to pixels adjacently arranged at left and right sides thereof and also arranged outside the at least one pixel block.

Hirakata et al. ('687) **teaches** a driving method of active matrix display device (col. 3, lines 35-67 and col. 4, lines 1-19); Hirakata et al. ('687) further **teaches a** second signal supplying means for applying data signals to pixels outside the at least one pixel block, wherein the applied data signals have a polarity contrary to data signals applied to pixels adjacently arranged at left and right sides thereof and also arranged outside the at least one pixel block (col. 6, lines 25-38 and Figs. 12A and 12B).

It would have been obvious to a person of ordinary skill in the a art at the time of the invention to provide to the device as taught by Hirakata (172) the feature as taught by Hirakata (687) in order to reduce the operating voltage of the display device.

Regarding claim 2, Hirakata ('172) further **teaches** driving a liquid crystal panel wherein the pixel block is positioned at a boundary portion between column drivers (col. 16, lines 54-59 and Fig. 17A)

Regarding claim 3, Hirakata ('172) further **teaches** driving a liquid crystal panel wherein the pixel block includes at least two data lines to which a data is applied from the same column driver (Fig. 5, item 505).

Relative to claims 4 and 15, Hirakata ('172) further **teaches** driving a liquid crystal panel wherein all the pixels within the liquid crystal panel responds to the data signals having a polarity inverted every frame (col. 3, lines 22-25).

Art Unit: 2629

4. Claims 6 and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hirakata (172) taken with Hirakata (687) as applied to claims 5 and 16 respectively in item 3 hereinabove, and further in view of Okumura et al. (USP 5,739,804).

Regarding claims 6 and 17, Hirakata ('172) taken with Hirakata ('687) does not teach a liquid crystal panel comprising line-inversion control means for controlling the first signal supplying means to apply the data signals having the same polarity to the adjacent pixels in the gate line direction; and dot-inversion control means for controlling the second signal supplying means to apply the data signals having a polarity contrary to the pixels at the left and right sides thereof. Hirakata teaches a liquid crystal display device with no flicker and with a bright display by using a frame inversion driving technique.

Okumura et al. **teaches** a liquid crystal display device in which a period other than an image display prior is extended (col. 7, lines 15-67 and col. 8, lines 1-65); Okumura et al. further **teaches** a liquid crystal panel comprising line-inversion control means for controlling the first signal supplying means to apply the data signals having the same polarity to the adjacent pixels in the gate line direction; and dot-inversion control means for controlling the second signal supplying means to apply the data signals having a polarity contrary to the pixels at the left and right sides thereof (col. 1, lines 53-62).

It would have been obvious to a person of ordinary skill in the art at the time of the invention to provide to the device as taught by Hirakata ('172) taken with Hirakata ('687) the feature as taught by Okumura et al. in order to optimize the drive device output.

Art Unit: 2629

5. Claims 10, 12, 13 and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hirakata ('172) taken with Hirakata ('687) as applied to claims 2 and 11 respectively in item 3 hereinabove, and further in view of Jeong et al. (USP 6,271,816).

Regarding claims 10 and 13, Hirakata ('172) taken with Hirakata ('687) **does not teach** a method wherein data lines within a least one first plurality of consecutively arranged data lines are connected to adjacent column drivers.

Jeong teaches a power saving circuit and method for driving an active matrix display (col. 3, lines 62-67 and col. 4, lines 1-7); Jeong et al. further teaches teach a method wherein data lines within a least one first plurality of consecutively arranged data lines are connected to adjacent column drivers (col. 2, lines 60-67; col. 5, lines 10-23 and col. 6, lines 49-62).

It would have been obvious to a person of ordinary skill in the art at the time of the invention to provide to the device as taught by Hirak172) taken with Hirakata ('687) the feature as taught by Jeong et al. in order to provide the means to significantly reduce the power needed by the column drive circuit to drive voltages of alternating polarity onto the column electrodes, in this way significant power is saved in both the pixel inversion and the row inversion schemes (Jeong et al. col. 3, lines 66-67 and col. 4, lines 1-3).

Relative to claims 12 and 14, Jeong et al. further **teaches** the method step of providing a plurality of column drivers for applying the video signal, wherein each column driver is connected to a plurality of consecutively arranged data lines (col. 4, lines 65-67; col. 5, lines 1-9 and Fig. 1A).

Art Unit: 2629

Allowable Subject Matter

6. Claims 7-9 and 18-20 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

7. Regarding claims 7 and 18, the major difference between the teachings of the said prior art of record and that of the instant invention is that said prior art of record does not teach an apparatus for driving a liquid crystal panel wherein the first and second signal supplying means comprises at least two signal inverters for responding to control signals applied from the line inversion control means and the dot-inversion control means to invert phases of input data signals.

Response to Applicant's Remarks

8. Applicant's remarks center on the argument that the Hirakata ((USP 6,496,127) fails to teach the limitation wherein "adjacent pixels along the row have a different polarity".

New related art, Hirakata (USP 5,847,687 col. 6, lines 25-38 and Figs. 12A and 12B) has been introduced to explicitly teach this limitation.

Conclusion

9. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

U. S. Patent No.	6,559,822	Okuzono
U. S. Patent No.	6,400,350	Nishimura et al.
U. S. Patent No.	6,327,008	Fujiyoshi

Application/Control Number: 09/654,943

Art Unit: 2629

To Respond

10. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Vincent E. Kovalick whose telephone number is 571-272-7669.

The examiner can normally be reached on Monday-Thursday 7:30- 4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Amr Awad can be reached on 571-272-7764. The fax phone number for the

organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Vincent E. Kovalick

March 19, 2006

BIPIN SHALWALA
SUPERVISORY PATENT EXAMINER

Page 7

TECHNOLOGY CENTER 2600